Notice of References Cited	Application/Control No. 10/021,619	Applicant(s)/Patent Under Reexamination ENEBOE ET AL.	
	Examiner A. M. Thompson	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,452,231	09-1995	Butts et al.	716/17
	B	US-6,470,482	10-2002	Rostoker et al.	716/6
	C	US-5,544,067	08-1996	Rostoker et al.	703/14
	D	US-5,224,055	06-1993	Grundy et al.	716/11
	E	US-5,303,161	04-1994	Burns et al.	716/9
	F	US-6,546,536	04-2003	Nolan	716/11
	G	US-6,366,874	04-2002	Lee et al.	703/14
	H	US-5,220,512	06-1993	Watkins et al.	716/11
	I	US-6,134,516	10-2000	Wang et al.	703/27
	J	US-6,421,251	07-2002	Lin	361/788
	K	US-6,216,259	04-2001	Guccione et al.	716/17
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Karim et al., On-Chip Communication Architecture for OC-768 Network Processors, Proceedings of the 38th Conference on Design Automation, pages 678-683, June 2001.
	V	Alan Singletary, Techniques for Enabling FPGA Emulation of IBM CoreConnect Designs. [online]. IBM Corporation, 2000. [retrieved on 2003-07-25]. Retrieved from the Internet: <http:www.ibm.com/chips/micronews/vol6_no2/singletary>.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.